After extracting all EEPROM-writes out of the main loop, the time is now absolutely correct.
So it really were the EEPROM-write commands that caused a too long time with disabled interrupts for the 1ms-IRS to miss some interrupts.
Thanks to Mark again for finding the cause of this puzzle.
Roger
↧