You're aware that a level interrupt is executed as long as the pin level matches ?
Means at pin low the uC is 100 percent busy executing the ISR.
↧